High Speed IEEE-754 Quadruple Precision Floating Point Multiplier Using Verilog
نویسندگان
چکیده
Floating Point (FP) multiplication is widely used in large set of scientific and signal processing computation. Multiplication is one of the common arithmetic operations in these computations. Quadruple, double, and single precision floating point multipliers are implemented using conventional, Canonical Signed Digit (CSD), Vedic, and radix-4 Booth multiplier methods using Verilog language and ported on Xilinx Virtex-5 (5vlx50ff1153-3) FPGA. In addition, the proposed design is compliant with IEEE-754 format and handles rounding conditions. The quadruple precision floating point multiplier designs achieved the operating frequency of 12.13, 7.39, 4.1, and 18.94 MHz with an area of 6434, 13339, 20449, and 6309 slices respectively. Quadruple precision floating point multiplier using radix-4 Booth multiplier method provides less area and high speed compared to other three methods.
منابع مشابه
FPGA based Implementation of High Speed Double Precision Floating Point Multiplier with Tiling Technique using Verilog
Floating point arithmetic is widely used in many areas, especially scientific computation and signal processing. For many signal processing, and graphics applications, it is acceptable to trade off some accuracy (in the least significant bit positions) for faster and better implementations. However, most of these modern applications need higher frequency or low latency of operations with minima...
متن کاملAn Efficient Implementation of Floating Point Multiplier using Verilog
To represent very large or small values, large range is required as the integer representation is no longer appropriate. These values can be represented using the IEEE754 standard based floating point representation. Floating point multiplication is a most widely used operation in DSP/Math processors, robots, air traffic controller, digital computers. Because of its vast areas of application, t...
متن کاملNormalization on Floating Point Multiplication Using Verilog Hdl
In this paper we describe an efficient implementation of an IEEE 754 single precision floating point multiplier targeted for Xilinx Virtex-5 FPGA. VHDL is used to implement a technology-independent pipelined design. The multiplier implementation handles the overflow and underflow cases. Rounding is not implemented to give more precision when using the multiplier in a Multiply and Accumulate (MA...
متن کاملA Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier using Modified CSA
Due to advancement of new technology in the field of VLSI and Embedded system, there is an increasing demand of high speed and low power consumption processor. Speed of processor greatly depends on its multiplier as well as adder performance. In spite of complexity involved in floating point arithmetic, its implementation is increasing day by day. Due to which high speed adder architecture beco...
متن کاملFPGA Based Quadruple Precision Floating Point Arithmetic for Scientific Computations
In this project we explore the capability and flexibility of FPGA solutions in a sense to accelerate scientific computing applications which require very high precision arithmetic, based on IEEE 754 standard 128-bit floating-point number representations. Field Programmable Gate Arrays (FPGA) is increasingly being used to design high end computationally intense microprocessors capable of handlin...
متن کامل